Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device testing on/off state of on-die-termination circuit during data read mode, and test method of the state of on-die-termination circuit

Semiconductor memory device testing on/off state of on-die-termination circuit during data read mode, and test method of the state of on-die-termination circuit

US Patent 7525339 · Granted Apr 28, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Devices for methodologies related to wafer carriers2018
Devices for methodologies related to wafer carriers2017
Debonders with a recess and a side wall opening for semiconductor fabrication2017
Debonders with a recess and a heater for semiconductor fabrication2017
Debonders and related devices and methods for semiconductor fabrication2016
Debonders and related devices and methods for semiconductor fabrication2014
Semiconductor memory device and test method thereof2012
Semiconductor memory device and test method thereof2011
Semiconductor memory device and control signal generating method thereof2010
Semiconductor memory device capable of performing low-frequency test operation a2009
Clock-independent mode register setting methods and apparatuses2008
Device for measuring supply voltage and method thereof2006