Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › JFET device with virtual source and drain link regions and method of fabrication

JFET device with virtual source and drain link regions and method of fabrication

US Patent 7525136 · Granted Apr 28, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor structure with multiple halo implants having epitaxial layer over sem2022
Micro-disc modulator, silicon photonic device and optoelectronic communication a2022
Transistor structure and fabrication methods with an epitaxial layer over multip2017
Systems and methods of non-volatile memory sensing including selective/different2017
Reduced variation MOSFET using a drain-extension-last process2016
Transistor structure and method with an epitaxial layer over multiple halo impla2016
Dynamic random access memories with an increased stability of the MOS memory cel2015
Random access memories with an increased stability of the MOS memory cell2015
Variation resistant MOSFETs with superior epitaxial properties2015
Systems and methods of non-volatile memory sensing including selective/different2014
Systems and methods of non-volatile memory sensing including selective/different2013
Apparatus and method for improved leakage current of silicon on insulator transi2012