Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device architecture and method for improved bitline pre-charge and wordline timing

Memory device architecture and method for improved bitline pre-charge and wordline timing

US Patent 7522461 · Granted Apr 21, 2009

Estimated economic value: $323,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pixel readout circuit and a method for imaging2022
Integrated circuit and method for reading the content of a memory cell2010
Semiconductor memory device having a redundancy information memory directly conn2008
Method of programming of a non-volatile memory cell comprising steps of applying2007