Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for combined encoder/syndrome computer with programmable parity level

Method and apparatus for combined encoder/syndrome computer with programmable parity level

US Patent 7516394 · Granted Apr 7, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read channel operable to calibrate a coefficient of a filter, such as an FIR fil2015
Methods and apparatus for storing data in a multi-level cell flash memory device2015
Methods and apparatus for storing data in a multi-level cell flash memory device2015
Methods and apparatus for storing data in a multi-level cell flash memory device2015
Methods and apparatus for soft data generation for memory devices using decoder 2014
Methods and apparatus for soft data generation for memory devices2014
Methods and apparatus for storing data in a multi-level cell flash memory device2014
Methods and apparatus for processing a received signal using a multiple-step tre2013
Method and apparatus for generating filter tap weights and biases for signal dep2012
Computing an error detection code syndrome based on a correction pattern2011
Reliability unit for determining a reliability value for at least one bit decisi2011
Path metric difference computation unit for computing path differences through a2011