Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design methodology to support relocatable bit streams for dynamic partial reconfiguration of FPGAs to reduce bit stream memory requirements

Design methodology to support relocatable bit streams for dynamic partial reconfiguration of FPGAs to reduce bit stream memory requirements

US Patent 7509617 · Granted Mar 24, 2009

Estimated economic value: $7,290,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable logic block (CLB) internal routing architecture for enhanced local 2020
Method of selecting routing resources in a multi-chip integrated circuit device2019
Methods of prioritizing routing resources to generate and evaluate test designs 2013
Generating a module interface for partial reconfiguration design flows2012
Generating a module interface for partial reconfiguration design flows2011
Method and apparatus for providing secure intellectual property cores for a prog2011
Method and apparatus for generating an area constraint for a module in a program2010
Method and apparatus for modular circuit design for a programmable logic device2009
Method and apparatus for reducing the number of test designs for device testing2009
Reducing design execution run time bit stream size for device testing2007
Methods of routing programmable logic devices to minimize programming time2007
Routing with frame awareness to minimize device programming time and test cost2006