Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of determining high-speed VLSI reduced-order interconnect by non-symmetric lanczos algorithm

Method of determining high-speed VLSI reduced-order interconnect by non-symmetric lanczos algorithm

US Patent 7509243 · Granted Mar 24, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Consensus-based power control apparatus2018
Chemically-modified graphene and method for producing the same2015
Method of designing a static synchronous compensator based on passivity-based co2011
Method of calculating power flow solution of a power grid that includes generali2010
Generalizations of adjoint networks techniques for RLC interconnects model-order2010
Generalizations of adjoint networks techniques for RLC interconnects model-order2010
Generalizations of adjoint networks techniques for RLC interconnects model-order2010
Biomedical signal instrumentation amplifier2010
Method of estimating the signal delay in a VLSI circuit2009
Method of estimating the signal delay in a VLSI circuit2009
Method of estimating the signal delay in a VLSI circuit2009
Method of designing a synchronous circuit of VLSI for clock skew scheduling and 2009