Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing a high voltage semiconductor device including a deep well and a gate oxide layer simultaneously

US Patent 7507647 · Granted Mar 24, 2009

Assignee

Inventors

View full patent text on Google Patents →