Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Histogram generation with vector operations in SIMD and VLIW processor by consolidating LUTs storing parallel update incremented count values for vector data elements

Histogram generation with vector operations in SIMD and VLIW processor by consolidating LUTs storing parallel update incremented count values for vector data elements

US Patent 7506135 · Granted Mar 17, 2009

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, methods, and devices for seamless switching between multiple source str2021
Vehicle security with accident notification and embedded driver analytics2016
Driver distraction and drowsiness warning and sleepiness reduction for accident 2016
Networked security camera with local storage and continuous recording loop2014
Mobile security audio-video recorder with local storage and continuous recording2013
Apparatus for efficient DCT calculations in a SIMD programmable processor2013
Parallel histogram generation in SIMD processor by indexing LUTs with vector dat2011
Method and system for efficient matrix multiplication in a SIMD processor archit2011
Efficient handling of vector high-level language conditional constructs in a SIM2010
Audio and video processing apparatus2009
Apparatus for efficient LFSR calculation in a SIMD processor2007
Method for programmable motion estimation in a SIMD processor2006