Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for hierarchical VLSI mask layout data interrogation

Method for hierarchical VLSI mask layout data interrogation

US Patent 7503024 · Granted Mar 10, 2009

Estimated economic value: $6,331,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Baseband filter for current-mode signal path2025
Current mode transconductance capacitance filter within a radio frequency digita2024
Baseband filter for current-mode signal path2023
Surface mount device placement to control a signal path in a printed circuit boa2022
Cognitive analysis using applied analog circuits2020
Real time cognitive monitoring of correlations between variables2020
Real time cognitive monitoring of correlations between variables2020
Matching transmitter impedance to receiver termination using an average of trans2020
Cognitive analysis using applied analog circuits2020
Implementing enhanced CMOS inverter based optical transimpedance amplifier2019
Field effect transistor structure for reducing contact resistance2019
Field effect transistor structure for reducing contact resistance2019