Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for maintaining cache coherency in a memory system with shared only cache memories

Method and apparatus for maintaining cache coherency in a memory system with shared only cache memories

US Patent 7496713 · Granted Feb 24, 2009

Estimated economic value: $4,861,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Aggregation of interrupts using event queues2019
Aggregation of interrupts using event queues2018
Aggregation of interrupts using event queues2016
Virtualizing input/output interrupts2016
Simple, reliable, connectionless communication mechanism2016
Method for steering DMA write requests to cache memory2016
Validating message-signaled interrupts by tracking interrupt vectors assigned to2014
Method and device for managing transmit buffers2007
Method and system for buffering a data packet for transmission to a network2006
Mechanism for efficient scheduling of communication flows2005
Self-actuating control valve for a bed pad or seat pad2005
Dynamic request priority arbitration2005