Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for eliminating hold error in scan chain

Method for eliminating hold error in scan chain

US Patent 7480844 · Granted Jan 20, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer structure with a plurality of functional macro chips for chip-on-chip conf2010
Layout method for semiconductor integrated circuit, layout program for semicondu2008
Method and apparatus for laying out cells in a semiconductor device2007
Semiconductor device and layout data generation apparatus2005