Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systolic de-multiplexed finite impulse response filter array architecture for linear and non-linear implementations

Systolic de-multiplexed finite impulse response filter array architecture for linear and non-linear implementations

US Patent 7480689 · Granted Jan 20, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient subband channelizer for randomly-spaced frequency groups2025
Down well pump puller2018
Multiuser detection for high capacity cellular downlink2018
Well casing perforator and apparatus2017
Processor for large graph algorithm computations and matrix operations2016
Efficient pulse Doppler radar with no blind ranges, range ambiguities, blind spe2015
Multiprocessor communication networks2014
Processor for large graph algorithm computations and matrix operations2014
Time varying quantization-based linearity enhancement of signal converters and m2013
High duty cycle radar with near/far pulse compression interference mitigation2012
Systolic merge sorter2012
Architecture for systolic nonlinear filter processors2011