Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Use of periodic refresh in medium retention memory arrays

Use of periodic refresh in medium retention memory arrays

US Patent 7474579 · Granted Jan 6, 2009

Estimated economic value: $1,142,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory cell sensing circuit with adjusted bias from pre-boost operation2025
Optimized read current consumption based on lower page read information for non-2025
On-chip performance throttling2025
Systems and methods for adapting sense time2024
Nanotextured metal powders for 3D printing of metals2024
Data retention reliability2024
Audit techniques for read disturb detection in an open memory block2024
Negative bit line biasing during quick pass write programming2022
NAND memory cell string having a stacked select gate structure and process for f2021
Memory device having programmable impedance elements with a common conductor for2021
Resistive memory device having a conductive barrier layer2020
NAND memory cell string having a stacked select gate structure and process for f2020