Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout and architecture for reduced noise coupling between circuitry and on-chip antenna

Layout and architecture for reduced noise coupling between circuitry and on-chip antenna

US Patent 7466998 · Granted Dec 16, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wide band receiver front end for rotational spectroscopy2020
Asymmetric varactor2020
CMOS RF front-end of transmitter for rotational spectroscopy2019
Quadrature LC VCO with passive coupling and phase combining network2016
Radio architecture for an ultra low power receiver2014
Dual-band CMOS front-end with two gain modes2007
Single chip radio with integrated antenna2006
High speed phase locked loop2005
High gain integrated antenna and devices therefrom2005