Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock synthesizer with clock divider outside feedback loop and method thereof

Clock synthesizer with clock divider outside feedback loop and method thereof

US Patent 7463102 · Granted Dec 9, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable memory system and memory managing method thereof2024
Enhanced security for hardware decoder accelerator2017
Smart glasses and method for recognizing and prompting face using smart glasses2017
Mode searching and early termination of a video picture and fast compression of 2016
Parallel entropy coding2014
Parallel digital picture encoding2013
Chip-packaging with bonding options having a plurality of package substrates2010
Method for verifying branch prediction mechanism and accessible recording medium2009
Phase locked system for generating distributed clocks2008
Chip-packaging with bonding options having a plurality of package substrates2007
Memory unit and memory module using the same2006
Sequential memory accessing circuit and method of addressing two memory units us1999