Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CDM ESD event simulation and remediation thereof in application circuits

CDM ESD event simulation and remediation thereof in application circuits

US Patent 7458044 · Granted Nov 25, 2008

Estimated economic value: $3,474,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for managing serial lanes in a multi-user emulation system2025
Narrow-linewidth microcavity brillouin laser with suppressed temperature fluctua2021
Method and apparatus for performing layout designs using stem cells2020
Digital voltmeter2019
Optoelectronic filter and method for signal suppression2018
Row based analog standard cell layout design and methodology2016
Methodology for preventing functional failure caused by CDM ESD2016
Methodology for preventing functional failure caused by CDM ESD2016
Low-loss transmission line TDM communication link and system2015
Dynamic deskew for bang-bang timing recovery in a communication system2015
Tap adaptation with a fully unrolled decision feedback equalizer2014
Circuit simulation using step response analysis in the frequency domain2014