Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatuses for designing integrated circuits (ICs) with optimization at register transfer level (RTL) amongst multiple ICs

Methods and apparatuses for designing integrated circuits (ICs) with optimization at register transfer level (RTL) amongst multiple ICs

US Patent 7454732 · Granted Nov 18, 2008

Estimated economic value: $3,128,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Partitioning using a correlation meta-heuristic2019
Automated bottom-up and top-down partitioned design synthesis2019
Optimizing designs of integrated circuits2019
Architectural physical synthesis2019
Approximate functional matching in electronic systems2016
Methods and apparatuses for circuit design and optimization2016
Clustering using N-dimensional placement2015
Optimizing designs of integrated circuits2015
Statistical formal activity analysis with consideration of temporal and spatial 2015
Automated circuit design2015
Packet switch based logic replication2015
Circuit partitioning and trace assignment in circuit design2015