Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, apparatus and computer program product for optimizing an integrated circuit layout

Method, apparatus and computer program product for optimizing an integrated circuit layout

US Patent 7454721 · Granted Nov 18, 2008

Estimated economic value: $4,805,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Customized digital content generation systems and methods2023
Optimizing integrated circuit designs based on interactions between multiple int2020
Optimizing integrated circuit designs based on interactions between multiple int2020
Integrated circuit design layout optimizer based on process variation and failur2018
Immunity to inline charging damage in circuit designs2017
Immunity to inline charging damage in circuit designs2017
Method for conversion of commercial microprocessor to radiation-hardened process2017
Tunable sector buffer for wide bandwidth resonant global clock distribution2017
Immunity to inline charging damage in circuit designs2016
Setting switch size and transition pattern in a resonant clock distribution syst2016
Tunable sector buffer for wide bandwidth resonant global clock distribution2015
Wide bandwidth resonant global clock distribution2015