Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Various apparatuses and methods for reduced power states in system memory

Various apparatuses and methods for reduced power states in system memory

US Patent 7454639 · Granted Nov 18, 2008

Estimated economic value: $14,632,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for identifying risky impacted work items2025
Pharmaceutical compositions of nilotinib2025
Method and system for providing delta code coverage information for work items2025
System and method for artifact order and rank synchronization2025
System and method for bidirectional replication of scope changes for work items 2025
Partial chain reconfiguration for test time reduction2025
Compression-based scan test system2025
Test time reduction in circuits with redundancy flip-flops2025
Method of decarbonating gas streams2025
Test-time optimization with few slow scan pads2025
Cloud based schema mapping feature store2024
Scan compression through pin data encoding2024