Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Correlated double sampling ping-pong architecture with reduced DAC capacitors

Correlated double sampling ping-pong architecture with reduced DAC capacitors

US Patent 7453389 · Granted Nov 18, 2008

Estimated economic value: $2,906,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device and method for pre-bootup fault control of a driver output2022
Correlated double sampling ping-pong architecture2012
Correlated double sampling ping-pong architecture2012
Programmable gain amplifier with hybrid digital/analog architecture2009
Programmable gain amplifier with hybrid digital/analog architecture2009
Apparatus and method for spread spectrum clock generator with accumulator2008
Generating adjustable-delay clock signal for processing color signals2007
Apparatus and method for ping-pong mismatch correction2007
Apparatus and method for ping-pong mismatch correction2007
Prescaling for dividing fast pulsed signal2005
USB with over-voltage and short-circuit protection2005
USB with over-voltage and short-circuit protection2005