Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for memory optimization in MPE-FEC system

Method and apparatus for memory optimization in MPE-FEC system

US Patent 7451378 · Granted Nov 11, 2008

Estimated economic value: $2,277,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Error concealment for MPEG decoding with personal video recording functionality2016
Error concealment for MPEG decoding with personal video recording functionality2013
Error resilience methods for multi-protocol encapsulation forward error correcti2012
Error resilience methods for multi-protocol encapsulation forward error correcti2012
Video and graphics system with an MPEG video decoder for concurrent multi-row de2012
Network slot synchronization scheme for a computer network communication channel2012
Video, audio and graphics decode, composite and display system2011
Compiler method for extracting and accelerator template program2011
Video and graphics system with an MPEG video decoder for concurrent multi-row de2010
Video, audio and graphics decode, composite and display system2010
Error resilience methods for multi-protocol encapsulation forward error correcti2010
Error resilience methods for multi-protocol encapsulation forward error correcti2010