Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Master bias current generating circuit with decreased sensitivity to silicon process variation

Master bias current generating circuit with decreased sensitivity to silicon process variation

US Patent 7449941 · Granted Nov 11, 2008

Estimated economic value: $1,653,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Substrate to place components for camera size reduction2024
Dynamic correlated double sampling for noise rejection in image sensors2023
Pulse-frequency modulation (PFM) digital pixel unit-cell including dual-mode gai2021
High speed, low power image sensor system2021
Clock feedthrough compensation in image sensor systems2020
Pixel binning in an image sensor2020
Pixel binning in an image sensor2017
Ramp and successive approximation register analog to digital conversion methods,2016
Offset injection in an analog-to-digital converter2015
Imaging systems with selectable column power control2015
Column parallel readout image sensors with shared column analog-to-digital conve2014
Methods and apparatus for performing code correction for hybrid analog-to-digita2013