Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Address translation for input/output devices using hierarchical translation tables

Address translation for input/output devices using hierarchical translation tables

US Patent 7444493 · Granted Oct 28, 2008

Estimated economic value: $18,166,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

User-level interrupts in virtual machines2025
User-level interprocessor interrupts2025
Secure stream protocol for serial interconnect2025
Multi-key cryptographic memory protection2025
Processor interrupt expansion feature2025
Aperture access processors, methods, systems, and instructions2025
System, apparatus and methods for performant read and write of processor state i2025
Virtualization of interprocessor interrupts2025
Cryptographic system memory management2025
Processor including monitoring circuitry for virtual counters2025
Systems, methods, and apparatuses for heterogeneous computing2024
User timer directly programmed by application2024