Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for hardware timing optimizer

Method and apparatus for hardware timing optimizer

US Patent 7437591 · Granted Oct 14, 2008

Estimated economic value: $9,390,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic routing of workloads to accelerator resources2024
Empirical prediction of simultaneous switching noise2013
Empirical prediction of simultaneous switching noise2012
Jitter estimation in phase-locked loops2012
Transceiver link bit error rate prediction2012
Method and apparatus for improving data transfer2011
Method and system for analyzing input/output simultaneous switching noise2011
Jitter estimation in phase-locked loops2011
Bit error rate tester implemented in a programmable logic device2007
Magnetic resonance imaging assisted cryosurgery1998