Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock generator and clock generating method using delay locked loop

Clock generator and clock generating method using delay locked loop

US Patent 7436265 · Granted Oct 14, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM cell configured to perform multiply-accumulate (MAC) operation on multi-bit2025
Bearing and steering apparatus having the same2025
Computing in memory electronic device capable of supporting current based analog2025
Stopper and driver for steering apparatus having the same2024
In-memory computing device supporting arithmetic operations2023
Computing in-memory device supporting arithmetic operations and method of contro2023
OFDM receiving circuit having multiple demodulation paths using oversampling ana2012
OFDM receiving circuit having multiple demodulation paths using oversampling ana2012
Apparatus for measuring IQ imbalance2012
Apparatus for measuring IQ imbalance2012
Apparatus for measuring in-phase and quadrature (IQ) imbalance2011
Apparatus for measuring in-phase and quadrature (IQ) imbalance2011