Home › Dual loop architecture useful for a programmable clock source and clock multiplier applications

Dual loop architecture useful for a programmable clock source and clock multiplier applications

US Patent 7436227 · Granted Oct 14, 2008

Estimated economic value: $3,518,000 ⓘ

Assignee