{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Converter systems having reduced-jitter, selectively-skewed interleaved clocks", "item": "https://www.patentleaderboard.com/patent/7429944"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Converter systems having reduced-jitter, selectively-skewed interleaved clocks

Converter systems having reduced-jitter, selectively-skewed interleaved clocks

US Patent 7429944 · Granted Sep 30, 2008

Estimated economic value: $44,978,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

INL curve correction in a pipeline ADC2008
System and method for using timing skew estimation with a non-sequential time-in2007
Stable systems for comparing and converting signals2007
Time-interleaved signal converter systems with reduced timing skews2006
Differential amplifier with reduced common-mode and method2006
Phase-error reduction methods and controllers for time-interleaved analog-to-dig2006
Switched capacitor circuit with reduced common-mode variations2006
Timing enhancement methods and networks for time-interleaved analog-to-digital s2006
Signal conditioning system with adjustable gain and offset mismatches2005
Temporally-interleaved parallel analog-to-digital converters and methods2004
High-speed sampler structures and methods2002
Sample and hold circuit having improved linearity2001