Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating isolation structures for flash memory semiconductor devices

Method for fabricating isolation structures for flash memory semiconductor devices

US Patent 7427552 · Granted Sep 23, 2008

Estimated economic value: $1,460,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tool kit for heat exchanger and method of detaching heat exchanger end cover2025
Portable oxygen generator2015
Scalable flash EEPROM memory cell with floating gate spacer wrapped by control g2012
Double-gated silicon-on-insulator (SOI) transistors with corner rounding2006
Method of forming double-gated silicon-on-insulator (SOI) transistors with corne2005
Method of forming double-gate semiconductor-on-insulator (SOI) transistors2004
Method of forming double-gated silicon-on-insulator (SOI) transistors with reduc2004
Preserving the zero mark for wafer alignment2000