Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for improving stability and lock time for synchronous circuits

Method for improving stability and lock time for synchronous circuits

US Patent 7420361 · Granted Sep 2, 2008

Estimated economic value: $1,912,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable channel equalization for multi-level signaling2024
Method to vertically align multi-level cell2023
Channel equalization for multi-level signaling2022
Method to vertically align multi-level cells2021
Programmable channel equalization for multi-level signaling2021
Channel equalization for multi-level signaling2021
Programmable channel equalization for multi-level signaling2020
Apparatuses and methods for scalable memory2019
Channel equalization for multi-level signaling2019
Output impedance calibration for signaling2019
Apparatuses and methods for scalable memory2019
Method to vertically align multi-level cells2019