Home› Data processing without processor core intervention by chain of accelerators selectively coupled by programmable interconnect network and to memory
Data processing without processor core intervention by chain of accelerators selectively coupled by programmable interconnect network and to memory