Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for implementing domino SRAM leakage current reduction

Method for implementing domino SRAM leakage current reduction

US Patent 7414878 · Granted Aug 19, 2008

Estimated economic value: $14,278,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor chip timing adjustment enhancement2025
True complement dynamic circuit and method for combining binary data2024
Memory interface latch with integrated write-through and fence functions2021
Memory interface latch with integrated write-through and fence functions2021
Layout of a memory cell of an integrated circuit2020
Memory interface latch with integrated write-through and fence functions2019
Memory interface latch with integrated write-through and fence functions2019
On-chip diagnostic circuitry monitoring multiple cycles of signal samples2019
Memory interface latch with integrated write-through function2019
Memory interface latch with integrated write-through function2019
Implementing eFuse visual security of stored data using EDRAM2018
Enhancing performance of one or more slower partitions of an integrated circuit 2018