Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and device for verifying output signals of an integrated circuit

Method and device for verifying output signals of an integrated circuit

US Patent 7409308 · Granted Aug 5, 2008

Estimated economic value: $611,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit arrangement for transferring energy2018
Apparatus and method for monitoring a state, in particular of a fuse2009
Method and test device for determining a repair solution for a memory module2008
Integrated circuit, test system and method for reading out an error datum from t2008
Test system for testing integrated circuits and a method for configuring a test 2008
Semiconductor circuit device and a system for testing a semiconductor apparatus2008
Integrated module having a plurality of separate substrates2007
Process for producing a component module2007
Test system for testing integrated chips and an adapter element for a test syste2007
Level-shifting circuitry having “high” output impedance during disable mode2007
Semiconductor circuit module and method for fabricating semiconductor circuit mo2006
Multiple chip semiconductor arrangement having electrical components in separati2006