Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device capable of avoiding latchup breakdown resulting from negative variation of floating offset voltage

Semiconductor device capable of avoiding latchup breakdown resulting from negative variation of floating offset voltage

US Patent 7408228 · Granted Aug 5, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for manufacturing polyamic acid, and system and method for man2024
Information processing device, information processing system, and program for ac2024
Semiconductor device comprising a MOSFET having a RESURF region and higher peak 2023
Semiconductor device comprising resurf isolation structure surrounding an outer 2023
Semiconductor device2022
Annular valve and valve body for annular valve2021
SiC-SOI device and manufacturing method thereof2020
Semiconductor device and method of manufacturing semiconductor device2020
Three-dimensional shaping apparatus2020
Waste gasification melting apparatus and waste gasification melting method using2019
Semiconductor device and method for testing same2019
Semiconductor device and electrical contact structure thereof2019