Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for minimizing leakage current in semiconductor logic

Method and apparatus for minimizing leakage current in semiconductor logic

US Patent 7406609 · Granted Jul 29, 2008

Estimated economic value: $26,149,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Random number generator2013
Spread spectrum clock generator2011
Synchronous frequency synthesizer2010
Signal drive de-emphasis control for serial bus2009
DC-to-DC voltage converter2009
Circuitry and method to measure a duty cycle of a clock signal2009
Fast lock scheme for phase locked loops and delay locked loops2008
Determining an optimal sampling clock2007
Apparatus and method for low latency power management on a serial data link2007
Mechanism to control an on die voltage regulator2007
Low power start-up circuit for current mirror based reference generators2007
On die voltage regulator2006