Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Intermediate layout for resolution enhancement in semiconductor fabrication

Intermediate layout for resolution enhancement in semiconductor fabrication

US Patent 7404173 · Granted Jul 22, 2008

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Battery pack2025
Electric machine assembly including housing assembly and fan positioned within h2025
Battery pack2025
Flip-chip light-emitting diode comprising multiple transparent dielectric layers2025
Fastener-free casing and battery module2025
Battery module unit, battery module, energy storage system, and electric vehicle2024
Stabilizer2024
Systems and methods for a pump having an onboard user interface2024
Method and system for cryptocurrency mining center2024
Uplink summation method and device, and distributed antenna system2024
Lightweight hand-held stabilizer2024
Fastener-free casing and battery module2024