Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for self-assembling instruction opcodes for a custom random functional test of a microprocessor

Method and system for self-assembling instruction opcodes for a custom random functional test of a microprocessor

US Patent 7404110 · Granted Jul 22, 2008

Estimated economic value: $4,320,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tracking data access in a dispersed storage network2022
Storage unit selection of memory devices used for distributed storage network me2021
Optimizing data access in a DSN memory for wear leveling2020
Meeting storage requirements with limited storage resources2019
Tracking data access in a dispersed storage network2018
Method and apparatus for remote BIOS configuration control2011
Burn-in using system-level test hardware2009
Method and system for testing a memory of a microprocessor2007