Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock jitter minimization in a continuous time sigma delta analog-to-digital converter

Clock jitter minimization in a continuous time sigma delta analog-to-digital converter

US Patent 7397291 · Granted Jul 8, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transconductance amplifier circuitry2022
Detecting high TX leakage to improve linearity2022
Detecting high TX leakage to improve linearity2022
Process and temperature immunity in circuit design2022
High-performance receiver architecture2022
High-performance receiver architecture2022
Noise reduction and spur and distortion cancellation techniques2021
Delay compensation for sigma delta modulator2014
Self-calibrated DAC with reduced glitch mapping2013
Controlling the bandwidth of an analog filter2011
Controlling the bandwidth of an analog filter2011
High voltage protection for a thin oxide CMOS device2010