Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device for avoiding timing violations resulting from process defects in a backfilled metal layer of an integrated circuit

Device for avoiding timing violations resulting from process defects in a backfilled metal layer of an integrated circuit

US Patent 7392496 · Granted Jun 24, 2008

Estimated economic value: $11,994,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and systems for offset cross field-effect transistors2025
Metal zero power ground stub route to reduce cell area and improve cell placemen2025
Cross field effect transistors (XFETs) in integrated circuits2025
Cross FET SRAM cell layout2025
Standard cell design architecture for reduced voltage droop utilizing reduced co2025
Routing and manufacturing with a minimum area metal structure2024
Cross field effect transistor library cell architecture design2024
Cross field effect transistor (XFET) library architecture power routing2024
Cross FET SRAM cell layout2023
Semiconductor chip with stacked conductor lines and air gaps2023
Dual component oral composition for enhancing remineralization of teeth2023
Dual-track bitline scheme for 6T SRAM cells2023