Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of programming and verifying cells of a nonvolatile memory and relative NAND FLASH memory

Method of programming and verifying cells of a nonvolatile memory and relative NAND FLASH memory

US Patent 7385850 · Granted Jun 10, 2008

Estimated economic value: $5,155,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Slice formatting and interleaving for interleaved sectors2016
High-rate reverse-order run-length-limited code2015
High-rate reverse-order run-length-limited code2013
Page buffer for nonvolatile memory device2010
Power on reset circuit for a digital device including an on-chip voltage down co2009
Address counter for nonvolatile memory device2009
Address counter for nonvolatile memory device2009
Basic stage for a charge pump circuit2006
Fast programming method for nonvolatile memories, in particular flash memories, 2005
Integrated device with operativity testing2005
Method and a device for measuring an analog voltage in a non-volatile memory2003
Method and apparatus for generating from a single supply line voltages internal 2002