Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of fabricating high voltage MOSFET having doped buried layer

Methods of fabricating high voltage MOSFET having doped buried layer

US Patent 7381621 · Granted Jun 3, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Receptacle connector2024
Power semiconductor devices2021
Power semiconductor devices2019
Power semiconductor device2019
Power semiconductor device2018
Level shift power semiconductor device2016
Method of diagnosing cancer using a nucleolin specific aptamer2015
Method of treating hyperproliferation of cells using a nucleolin specific aptame2015
Nucleolin specific aptamer and use thereof2013
Semiconductor device and method of fabricating the same2013
Method of preparing 5′-amino-linker oligonucleotides derivatives and analogous 52012
High frequency MOS transistor, method of forming the same, and method of manufac2009