Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Boundary scan tester for logic devices

Boundary scan tester for logic devices

US Patent 7380187 · Granted May 27, 2008

Estimated economic value: $11,603,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Aesthetic marking of text in digital typography2024
Table shifting and skewing2023
Digital content design system using baseline units to control arrangement and si2023
Glyph-aware text selection2023
Glyph selection tool for digital text content2023
Aesthetic marking of text in digital typography2022
Table shifting and skewing2021
Drop word tool for digital typesetting2021
Transforming digital text content using expressions2020
Digital content design system using baseline units to control arrangement and si2020
Enhanced JTAG interface2007
Boundary scan of integrated circuits2007