Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for reducing volatile DRAM power budget

Method and system for reducing volatile DRAM power budget

US Patent 7379368 · Granted May 27, 2008

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inter-medium bridging with inter-domain routing and multi-medium domain coordina2017
Inter-medium bridging with inter-domain routing and multi-medium domain coordina2017
Inter-medium bridging with inter-domain routing and multi-medium domain coordina2015
Method and system for reducing volatile DRAM power budget2013
Multiple channel digital subscriber line framer/deframer system and method2012
Method for representing complex numbers in a communication system2012
Dynamic memory management2012
Multicarrier transceiver2010
Multiple channel digital subscriber line framer/deframer system and method2010
Method for representing complex numbers in a communication system2009
System and method for a fast fourier transform architecture in a multicarrier tr2009
Method and system for reducing volatile memory DRAM power budget2009