Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two-bit offset cancelling A/D converter with improved common mode rejection and threshold sensitivity

Two-bit offset cancelling A/D converter with improved common mode rejection and threshold sensitivity

US Patent 7379008 · Granted May 27, 2008

Estimated economic value: $17,582,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low power crystal oscillator2019
Method and apparatus using an I/O device to eliminate a level shifter in low-vol2010
Automatic mode setting and power ramp compensator for system power on conditions2009
Automatic mode setting and power ramp compensator for system power on conditions2009
Automatic gain control and tuned low noise amplifier for process-independent gai2008
Automatic gain control and tuned low noise amplifier for process-independent gai2008
Two-bit offset cancelling A/D converter with improved common mode rejection and 2007
Two-bit offset cancelling A/D converter with improved common mode rejection and 2007
Linearized and delay compensated all CMOS VCO1993
Linearized and delay compensated all CMOS VCO1992