Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory using a single-node data, address and control bus

Memory using a single-node data, address and control bus

US Patent 7376020 · Granted May 20, 2008

Estimated economic value: $15,154,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced single-node protocol for data, address and control operations2010
Enhanced single-node protocol for data, address and control operations2010
Enhanced single-node protocol for data, address and control operations2010
Enhanced single-node protocol for data, address and control operations2010
Radio frequency identification tag device with sensor input2004
Water treatment system2002
Radio frequency identification (RFID) security tag for merchandise and method th2000
Self-compensating output pad for an integrated circuit and method therefor1994
Delay-compensated output pad for an integrated circuit and method therefor1994
Compensated digital delay semiconductor device with selectable output taps and m1994
Self-compensating digital delay semiconductor device with selectable output dela1993
Low power astable multivibrator1988