Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for configuring programmable logic using on-chip nonvolatile memory

Techniques for configuring programmable logic using on-chip nonvolatile memory

US Patent 7375551 · Granted May 20, 2008

Estimated economic value: $26,644,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for preventing data remanence in memory systems2018
N-well/P-well strap structures2018
Systems and methods for preventing data remanence in memory systems2017
Cutting and grinding apparatus, method of manufacture of cut lengths of tobacco,2016
N-well/P-well strap structures2016
Integrated circuit decoupling capacitors2016
Integrated circuit decoupling capacitors2016
Memory elements with soft error upset immunity2016
FPGA configuration data scrambling using input multiplexers2016
FPGA configuration data scrambling using input multiplexers2016
Method and apparatus for securing programming data of a programmable device2015
Method and apparatus for securing a programmable device using a kill switch2015