Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for absorbing defects in high performance microprocessor with a large n-way set associative cache

Method and system for absorbing defects in high performance microprocessor with a large n-way set associative cache

US Patent 7370151 · Granted May 6, 2008

Estimated economic value: $37,326,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable cache coherency protocol2025
Request ordering in a cache2025
Processor data cache with shared mid-level cache and low-level cache2025
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Scalable cache coherency protocol2024
Variable hit latency cache2024
Scalable cache coherency protocol2024
Methods and systems for distributing memory requests2024
Coprocessor context priority2023
Request ordering in a cache2023
Low latency inter-chip communication mechanism in a multi-chip processing system2023
Methods and systems for distributing memory requests2023