Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logical-to-physical lane assignment to reduce clock power dissipation in a bus having a variable link width

Logical-to-physical lane assignment to reduce clock power dissipation in a bus having a variable link width

US Patent 7370132 · Granted May 6, 2008

Estimated economic value: $11,930,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Silicon carbide substrate or substrate processing method2025
Memory test method and memory test apparatus2024
Method to increase the bandwidth of a USB-C connector2021
Secure content enabled hard drive system and method2019
Managing copy operations in complex processor topologies2019
Managing copy operations in complex processor topologies2019
Curve fitting circuit, analog predistorter, and radio frequency signal transmitt2018
Using a scalable graphics system to enable a general-purpose multi-user computer2018
Radio frequency circuit, transmitter, base station, and user terminal2018
System and method for detecting reuse of an existing known high-speed serial int2017
Efficient CPU mailbox read access to GPU memory2017
Providing byte enables for peer-to-peer data transfer within a computing environ2016