Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of making microelectronic assemblies including compliant interfaces

Methods of making microelectronic assemblies including compliant interfaces

US Patent 7368818 · Granted May 6, 2008

Estimated economic value: $8,102,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for the preparation of 2,3,3,3-tetrafluoropropene2024
Process for the preparation of 2,3,3,3-tetrafluoropropene2022
Cavities containing multi-wiring structures and devices2020
Process for the preparation of 2,3,3,3-tetrafluoropropene2020
Microelectronic elements with post-assembly planarization2020
Warpage balancing in thin packages2019
Staged via formation from both sides of chip2019
Active chip on carrier or laminated chip having microelectronic element embedded2019
Reliable packaging and interconnect structures2018
Cavities containing multi-wiring structures and devices2018
Warpage balancing in thin packages2018
Microelectronic elements with post-assembly planarization2018