Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-latency synchronous-mode sync buffer circuitry having programmable margin

Low-latency synchronous-mode sync buffer circuitry having programmable margin

US Patent 7366943 · Granted Apr 29, 2008

Estimated economic value: $6,332,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for reducing the overhead of providing responses in a computing netwo2021
System and method for early packet header verification2019
System and method for enabling replay using a packetized link protocol2018
Producer/consumer remote synchronization2018
System and method for early packet header verification2017
Method and apparatus to reduce memory read latency2014
Method and apparatus for cache control2014
Hierarchical memory arbitration technique for disparate sources2014
Method for way allocation and way locking in a cache2013
Error detection in FIFO queues using signature bits2013
Method and apparatus for cache control2013
Method and apparatus for transitioning devices between power states based on act2012