Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-power, low-jitter, fractional-N all-digital phase-locked loop (PLL)

Low-power, low-jitter, fractional-N all-digital phase-locked loop (PLL)

US Patent 7365607 · Granted Apr 29, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and device for high-speed sub-picosecond linear clock phase detection2018
Accurate radio frequency filtering using active intermediate frequency feedback2014
Harmonic cancellation for frequency conversion harmonic cancellation2014
Universal tuner for mobile TV2013
Subsampling wideband RSSI circuit2011
Universal tuner for mobile TV2011
Optimized gain filtering technique with noise shaping2009
Robust and Efficient dynamic voltage scaling for portable devices2009
Noise shaped n th order filter2009
dB-linear analog variable gain amplifier (VGA) realization system and method2008
Method and apparatus for DC offset cancellation in amplifiers2008
PLL lock management system2008